

Closed-Loop, Needless PID Controller Based on the Difference Between Measured and Calculated Arm Voltages for MMC

Abd Almula Gebreel

Abstract— Power conversion from ultra-voltage DC (UVDC) to ultra-voltage AC is the greatest challenge facing industrial power application companies, such as ABB and Siemens. Converting UVDC transmission systems, which are used to transmit power long distances of up to 3,000 Km and ultra-voltages up to 2,200 KVDC, to UVAC is the most challenging issue associated with transmitting power with a UVDC transmission system. This paper proposes a closed-loop, needless PID controller for a modular multilevel converter (MMC) with a large scale of submodules per arm to convert UVDC 2,200 KV and more to UVAC, in order to achieve total harmonics distortion (THD) for UVAC of less than 1%. First, insertion indices are generated by utilizing the difference in arm voltage between the measured voltage and calculated voltage of each arm, which is considered the starting point for the proposed algorithm, from which to derive the number of submodules per arm (N). Secondly, flooring switching pulse-width modulation (PWM) is explained in order to generate the number of inserted and bypassed submodules per arm. Thirdly is an analysis of the balancing between the submodules' voltages and submodule selection, which is the key technique for a modular multilevel converter with UVDC application that is proposed and verified by simulations. Fourthly, a set of simulation results is presented for the 2,200-KV DC bus and the 481-level for the output voltage, in order to verify the proposed algorithm; the simulation was conducted in a MATLAB/Simulink environment. Finally, the proposed algorithm was verified experimentally through the prototype's hardware and software designs. The experimental results are also documented in this paper.

Index Terms— Closed loop control for MMC.

1 INTRODUCTION

MMC had been invented by Lesnicar and Marquardt as a development from the Cascaded H-Bridge Converter [1]. MMC was first presented as AC to AC and DC to AC converters, for high-power experimental prototypes [6]. MMC was presented as a cascaded converter based on cascading identical submodules [7]. The selection submodules have to be inserted or bypassed for each arm of the converter while maintaining each submodule capacitor voltage around its reference voltage, and phase arm modulation is an important aspect of the operation of the converter. The submodule, the heart of an MMC, has had its operation and circuit configuration explained before [1], [12], [13]. [12] simplifies the MMC by considering the sum of capacitors voltages in each arm instead of individual capacitor voltage. A number of papers discussed modulation methods based on multilevel SPWM for MMC topology in the technical literature [13], [15]. The modeling of nonlinear control of MMC was introduced in [19]. PWM for a limited number of voltage levels was presented in [21], which used average PWM pattern over a switching period to determine switching of MMC. [23] described the number of connected or bypassed submodules by direct modulation for a small number of submodule per arm based on the floor value between the reference sinusoidal signal and the number of submodules for each arm. Optimizing MMC patterns has also been a subject of research, with [24] studying MMC under selective harmonic elimination PWM and a fundamental frequency switching pattern as in [25]. Different control approaches with various modulations were presented in [25] and [26] to investigate dynamic and required voltage balance of MMC topology. A number of applications such as voltage source converter-based HVDC transmission and back-to-back

converter had been studied based on the use of MMC [21] and [27]. Also, in [28] and [29], high-voltage super-grids provided the possibility of using MMC in the configuration for multi-terminal HVDC. The modular topologies classification, presented in [7], does not rate the converter as a topology with many useful submodules for a DC system that can transmit up to 2200 KV. Power losses for both the converter and its submodules were evaluated in [30] and in [31], submodules losses were evaluated by utilizing different configurations for MMC. The effect of sampling frequency on THD in the operation of the converter was analyzed in [32]. Also, the effect of dead time in the submodule of the converter was considered in [33]. [34] presented minimization method of DC-link ripple, a mathematical model for the capacitor voltage variations, and improved voltage balancing control system for MMC in the converter topology [35]. Arm inductance and submodule capacitance can be calculated in different methods as in [37], [38], and [39]. Also, a smoothing reactor for HVDC systems has been evaluated exactly [40] and approximated [41]. Transmitting power 10,000 MW and distance up to 3000 km with ± 1100 kV DC is considered economic, efficient, mature technology [6] and [42]. The DC bus voltage of UHVDC transmission system determines the number of submodules per arm. Therefore, with 2200 KVDC ([6], [42], [43]), each converter arm consists of a large number of submodules. Our literature review suggests a topology for MMC and proposed PWM algorithm is needed to fulfill the requirements of UHVDC bus voltage in this paper with the following contributions:

a. For UHVDC Systems

- There will be demand for UHVDC in the next year (2200 KV and more) The paper proposes MMC topology with more submodules per arm to achieve the large scale of output voltage levels based on simple algorithm control.
- Since the number of submodules is hundreds in UHVDC, sinusoidal AC voltage waveforms will be achieved and THD will be limited to less than one to avoid using AC filters.
- The proposed method works with low switching frequency for UHVDC systems, which will decrease converter losses.

b. For MMC itself

- The proposed method offers a simple numerical algorithm for MMC topology that can be used with a large or small number of submodules per arm either experimentally or by simulation.
- The selection process for inserting or bypassing submodules guarantees capacitors voltages around the reference voltage (V_{dc}/N) with voltage ripple less than 7% even for a large number of submodules per arm.
- More converter stability can be achieved by equal sharing of currents from both arms to the load.

switching states, it is possible to control each of the submodules separately. Table I shows switching states for the sub-module.




Figure 1. Single-phase MMC circuit.

2 OPERATION PRINCIPLES AND CONVERTER EQUATIONS

Figure 1 illustrates a final single-phase MMC circuit. Since the capacitors are not guaranteed to provide constant voltage when connected to a circuit, this brings some problems. If a capacitor is inserted in the arm, its voltage varies according to the direction of the current. The simplest and accurate solution is to use the effect that charges and discharges the capacitors actively in the converter modulation itself through a specific algorithm to be explained in detail later in this paper. However, capacitor voltages are still inconstant, something which could cause current transience due to unequal voltages between the legs. For this reason, inductances are also placed in each arm. The heart of the MMC is the submodule. It's basic half-bridge scheme appears in Figure 2. Each submodule contains a DC storage capacitor C, a half-bridge composed of two switching elements T1 and T2 with the freewheeling diodes D1 and D2. When the current flows from the DC side in the direction of the AC terminals, its route follows the green line. When it flows in the opposite direction, its route follows the red line.

If both switches are OFF, the current charges the capacitor through the freewheeling diode D1, in the green flow. In the red flow, the current passes through the diode D2, bypassing the capacitor. If T1 is switched ON, the voltage of the capacitor is applied across the terminals of the submodule. In the green flow, the current charges the capacitor through D1; in the red flow, it discharges the capacitor through T1. When T2 is switched ON, the terminals of the submodule are short-circuited and the current flows through T2 or D2, depending on the direction of the current. In the latter situation and based on the proposed algorithm, the capacitor maintains its state of charge and its voltage remains unchanged. Using these




Figure 2. (a) Positive and (b) negative current flow inside an MMC submodule.

TABLE I

SWITCHING STATES FOR EACH SUBMODULE

T1	T2	D1	D2	Current direction	Capacitor state	Output voltage
OFF	ON	OFF	OFF	$I_{arm} > 0$	Uncharged (bypassed)	0
OFF	OFF	OFF	ON	$I_{arm} < 0$	Uncharged (bypassed)	0
OFF	OFF	ON	OFF	$I_{arm} > 0$	Charging	VC
ON	OFF	OFF	OFF	$I_{arm} < 0$	Discharging	VC

To explain how the proposed PWM algorithm works for MMC circuit, a specific example will show how to generate a voltage waveform. In this example, the number of submodules

per each leg will be 5; the converter will convert DC to AC with the 6-level waveform ($n=N+1$; where n number of output voltage level), which will be explained in detail. The voltage across each capacitor can be given as in (1):

$$V_C = \frac{V_{dc}}{N} = \frac{V_{dc}}{4} V. \quad (1)$$

V_{dc} is DC bus voltage, and assuming the submodule selection process is effective, the submodule capacitors within a converter arm can be assumed to be equally charged. This is possible with a switching frequency high enough to allow the modulator to act even on very small disturbances in this balance. It will be proven later that these assumptions can apply for a small number of submodules. Figure 1 shows an equivalent electrical circuit for one phase leg of MMC and Table 2 shows MMC parameters definitions.




Figure 3. Equivalent electrical circuit for one phase leg of MMC.

TABLE II
MMC PARAMETER DEFINITIONS

C	Submodule capacitance
x	Insertion index
I_{up}	Upper arm current
I_{lo}	Lower arm current
I_{cir}	Circulating current
I_{out}	Output phase current
x_U	Insertion indices of the upper arm
x_L	Insertion indices of the lower arm
$V_{C_U_arm}(t)$	Total upper arm capacitor
$V_{C_L_arm}(t)$	Total lower arm capacitor
V_{dc}	DC bus
V_{out}	Output phase voltage

$$C_{arm} = \frac{C}{N \cdot x}. \quad (2)$$

Let the converter consist of N submodules per arm. In gen-

eral, each arm is controlled by an insertion index x , which is defined such that $x = 0$ means that all N submodules in the arm are bypassed, while $x = 1$ means that all N submodules in the arm are inserted. In the former case, the current is flowing through the arm will not pass through any capacitor, so the equivalent capacitive arm impedance is zero. In the latter case, the arm current will meet N capacitors connected in series, making the equivalent capacitance of the arm C/N . If each submodule capacitor has capacitance C , the effective capacitance of the one arm is given by (2):

Let the total voltage stored in the capacitors of each arm be $V_C(t)$. Then the voltage inserted by the arm is given by (3).

$$V_{C_arm}(t) = x \cdot V_C(t). \quad (3)$$

The total capacitor voltage will be increased when a charging current passes through the arm as in (4).

$$\frac{dV_C(t)}{dt} = \frac{N}{C} \cdot x \cdot I_{arm}(t). \quad (4)$$

Naming the upper and lower arm currents I_{up} and I_{lo} respectively, and defining their polarities as illustrated in Figure 1, the output phase current is calculated as their sum in (5).

$$I_{out} = I_{up} - I_{lo}. \quad (5)$$

The output phase current is assumed to be equally shared by both upper and lower arm. However, and as mentioned in previous paragraphs, there is a deviation from this ideal condition since part of the current passes through the series-connected arms and the DC source. Let this circulating current be called I_{cir} as in (6).

$$\left. \begin{aligned} I_{up} &= I_{cir} + \frac{I_{out}}{2} \\ I_{lo} &= I_{cir} - \frac{I_{out}}{2} \end{aligned} \right\} \Rightarrow I_{cir} = \frac{I_{up} + I_{lo}}{2}. \quad (6)$$

In a three-phase system, $I_{cir}=(1/3)I_{dc}$ and in a single phase system, $I_{cir}=I_{dc}$.

Defining x_U and x_L as the insertion indices of the upper and the lower arm respectively, the following equations (7) and (8) are derived:

$$\frac{dV_{C_U_arm}(t)}{dt} = \frac{N}{C} x_U I_{up} = \frac{1}{C_{arm}} x_U I_{up} \quad (7)$$

$$\frac{dV_{C_L_arm}(t)}{dt} = \frac{N}{C} x_L I_{lo} = \frac{1}{C_{arm}} x_L I_{lo} \quad (8)$$

$V_{C_U_arm}(t)$ and $V_{C_L_arm}(t)$ are total upper arm capacitor and total lower arm capacitor respectively.

Finally, from the model analysis of the circuit in Figure 3,

and by taking into account resistance R_{arm} and inductance L_{arm} of each arm, it is found that:

$$\frac{V_{dc}}{2} - R_{arm} I_{up} - L_{arm} \frac{dI_{up}}{dt} - x_U V_{C_{U_arm}} = V_{out} \quad (9)$$

$$-\frac{V_{dc}}{2} - R_{arm} I_{lo} - L_{arm} \frac{dI_{lo}}{dt} - x_L V_{C_{L_arm}} = V_{out} \quad (10)$$

Where V_{out} the output phase voltage, by solving the last two equations, the equivalent voltage for the external load connected to the AC terminal becomes:

$$V_{out} = \frac{x_L V_{C_{L_arm}} - x_U V_{C_{U_arm}}}{2} - \frac{R_{arm}}{2} I_L - \frac{L_{arm}}{2} \frac{dI_L}{dt} \quad (11)$$

It is obvious from (6) that upper arm current generates the positive half cycle for the output AC current while lower arm current generates its negative half cycle. Also, from (11), it is obvious that upper arm voltage generates the negative half cycle of output AC voltage while lower arm voltage generates its positive half cycle of the output AC voltage as will be proved by computer simulation and experimental prototype.

3 PROPOSED PWM ALGORITHM

Figure 4 shows the general flowchart for the proposed PWM algorithm.




Figure 4: Proposed PWM algorithm flowchart

These steps will be discussed in details, in order to provide a deep understanding of the PWM algorithm's generation for N submodules, as follows:

3.1 Reference the arm voltage for N submodules based on the difference in arm voltage between the measured and calculated voltage

The proposed PWM algorithm for MMC is based on the equalization of the inserted submodules for one arm with the bypassed submodules of the other arm. First, the operation of MMC as a (N+1) level converter is discussed. The principle is that, at each instant, N submodules are inserted and N modules are bypassed for the whole leg. Let N_U be the number of submodules inserted into the upper arm and N_L be the number of submodules inserted into the lower arm. Accordingly, the AC terminal can take N + 1 different potentials when the number of inserted modules varies between 0 and N. Since the

equation for stored energy in a capacitor is $W=(1/2)*CV^2$, the upper and lower arms' energy equations can be written as follows:

$$W_{C_{U_arm}}(t) = \frac{1}{2} * C_{U_arm} * (V_{C_{U_arm}}(t))^2 \quad (12)$$

$$W_{C_{L_arm}}(t) = \frac{1}{2} * C_{L_arm} * (V_{C_{L_arm}}(t))^2 \quad (13)$$

$\frac{V_{C_{L_arm}} - V_{C_{U_arm}}}{2}$, part of (11), is considered the main part of the output voltage and can be given as variable

E_L , as in (14).

$$E_L = \frac{V_{C_{L_arm}} - V_{C_{U_arm}}}{2} \quad (14)$$

From the voltage loops in Figure 3, arm impedance is small compared to the capacitors' voltage; thus, (15) can be given as follows:

$$V_{dc} \approx (V_{C_{U_arm}} + V_{C_{L_arm}}) \quad (15)$$

Both equations in time, for E_L and load current I_L , can be written as (16) and (17):

$$E_L(t) = \hat{E}_L \cos(\omega t) \quad (16) \quad \hat{E}_L$$

$$I_L(t) = \hat{I}_L \cos(\omega t + \phi), \quad (17)$$

where \hat{E}_L is the maximum output voltage and \hat{I}_L is the maximum output current. The main target of the arms' energy approximation control is to calculate the modulation indices of x_U and x_L , for both the upper and lower arms, respectively. Since the circulating current is DC, it will not cause an inductive voltage drop. Therefore, $(L_{arm} * \frac{di_{cir}}{dt})$ can be neglected. Further, it is assumed that the circulating current only has a DC component (i.e., there is no AC component):

$$I_{cir} = I_{cir_DC} \quad (18)$$

Arm voltage can be measured by measuring the voltage across each capacitor submodule for both arms:

$$V_{C_{U_arm}}^{Mea.} = \sum_{i=1}^{i=N} V_{c_{U_i}}^{Mea.} \quad (19)$$

$$V_{C_{L_arm}}^{Mea.} = \sum_{i=1}^{i=N} V_{c_{L_i}}^{Mea.} \quad (20)$$

The reference voltage for both arms can be calculated as follows:

$$V_{C_{U_arm}}^{Cal.} = N * \left(\frac{V_{dc}}{N}\right) = V_{dc} \quad (21)$$

$$V_{C_{L_arm}}^{Cal.} = N * \left(\frac{V_{dc}}{N}\right) = V_{dc} \quad (22)$$

From (19) and (21) together, as well as from (20) and (22), the change in arm voltage between the measured and calculated voltage can be written as follows:

$$\Delta V_{C_U_arm} = V_{C_U_arm}^{Mea.} - V_{C_U_arm}^{Cal.} \quad (23)$$

$$\Delta V_{C_L_arm} = V_{C_L_arm}^{Mea.} - V_{C_L_arm}^{Cal.} \quad (24)$$

Using (23) and (24), the reference voltages for both the upper and lower arms can be calculated as follows:

$$V_{C_U_arm}^{ref} = \frac{V_{dc}}{2} - \hat{E}_L \cos(\omega t) - \Delta V_{C_U_arm} \quad (25)$$

$$V_{C_L_arm}^{ref} = \frac{V_{dc}}{2} + \hat{E}_L \cos(\omega t) - \Delta V_{C_L_arm}. \quad (26)$$

As mentioned before, since the circulating current is DC, it will not cause an inductive voltage drop. Furthermore, the drop in voltage across the resistance is very small and can be neglected. Also, by referring to the output voltage in (5) and (8), the output voltage equation can be rewritten as follows:

$$\hat{V}_L \cos(\omega t) = \frac{V_{dc}}{2} \cos(\omega t) = E_L(t) = \hat{E}_L \cos(\omega t). \quad (27)$$

By using assumption (27), both (25) and (26) can be rewritten as follows:

$$V_{C_U_arm}^{ref} = \frac{V_{dc}}{2} - \frac{V_{dc}}{2} \cos(\omega t) - \Delta V_{C_U_arm} \quad (28)$$

$$V_{C_L_arm}^{ref} = \frac{V_{dc}}{2} + \frac{V_{dc}}{2} \cos(\omega t) - \Delta V_{C_L_arm}. \quad (29)$$

By using the differentiation of arms energies equations, the differentiation of leg energy equation can be written as follows:

$$\frac{dW_{leg}}{dt} = (V_{dc} - 2 * R_{arm} I_{cir_DC}) * I_{cir_DC} - \frac{\hat{V}_L * \hat{I}_L}{2} * [\cos(\theta) + \cos(2\omega t + \theta)]. \quad (30)$$

Since $\hat{V}_L = \frac{V_{dc}}{2}$ and $\hat{I}_L = \frac{\hat{V}_L}{|Z_{load}|} = \frac{V_{dc}}{2 * |Z_{load}|}$, (19) can therefore be rewritten as follows:

$$\frac{dW_{arm}}{dt} = (V_{dc} - 2 * R_{arm} I_{cir_DC}) * I_{diff_DC} - \frac{V_{dc}^2}{8 * |Z_{load}|} * [\cos(\theta) + \cos(2\omega t + \theta)]. \quad (31)$$

Since the offset component of the energy derivative must disappear in order to achieve the steady-state condition, (31) will equal zero in order to get the DC circulating current

I_{diff_DC} for this condition, as given by (32).

$$I_{cir_DC} = \frac{V_{dc}}{2} * \left(1 - \sqrt{1 - \frac{R_{arm}}{|Z_{load}|} \cos(\theta)} \right). \quad (32)$$

The individual arm energies $W_{C_U_arm}$ and $W_{C_L_arm}$ can be obtained by solving the differentiation of arm energy equations, while taking into account the assumption in (27) and the given values $\hat{V}_L = \frac{V_{dc}}{2}$ and $\hat{I}_L = \frac{\hat{V}_L}{|Z_{load}|} = \frac{V_{dc}}{2 * |Z_{load}|}$. The results are described by (33) and (34):

$$W_{C_U_arm} = W_{C_U_0} - \frac{1}{Z_{load}} * \left(\frac{(V_{dc})^2 * \sin(\omega t + \theta) - 2 * R_{arm} * I_{cir_DC} * V_{dc} + (V_{dc})^2 * \sin(2\omega t + \theta)}{(8 * \omega)} - \frac{(I_{cir_DC} * V_{dc} * \sin(\omega t))}{(2 * \omega)} \right) \quad (33)$$

$$W_{C_L_arm} = W_{C_L_0} + \frac{1}{Z_{load}} * \left(\frac{(V_{dc})^2 * \sin(\omega t + \theta) - 2 * R_{arm} * I_{cir_DC} * V_{dc} + (V_{dc})^2 * \sin(2\omega t + \theta)}{(8 * \omega)} - \frac{(I_{cir_DC} * V_{dc} * \sin(\omega t))}{(2 * \omega)} \right), \quad (34)$$

where $V_{C_U_0}$ and $V_{C_L_0}$ are the integration constants. Initially, as far as the energy references of the controllers are concerned, they were chosen to fulfill the typical steady state operation conditions of an MMC. For this reason, the energy references are set as in (12), which apparently corresponds to the total arm capacitor voltage.

$$W_{C_0} = W_{C_U_0} = W_{C_L_0} = \frac{1}{2} * C_{arm} * (V_{dc})^2 J. \quad (35)$$

The total arm capacitor voltages $V_{C_U_arm}$ and $V_{C_L_arm}$ can be calculated as given in (36) and (37). The modulation of the modular multilevel converter is based on the equalization of the inserted submodules for one arm with the bypassed submodules for the other arm.

$$V_{C_U_arm}(t) = \left(\frac{2 * W_{C_U_arm}(t)}{C_{U_arm}} \right)^{\frac{1}{2}} \quad (36)$$

$$V_{C_L_arm}(t) = \left(\frac{2 * W_{C_L_arm}(t)}{C_{L_arm}} \right)^{\frac{1}{2}}. \quad (37)$$

The principle is that N modules are inserted and N modules are bypassed at each instant. Let n_U be the number of modules inserted into the upper arm and n_L be the number of modules inserted into the lower arm. Accordingly, the AC terminal can take N + 1 different potentials when the number of inserted modules varies between 0 and N. The modulator can now be fed by the modulation indices that can be computed from (39) for the upper arm and (40) for the lower arm. The main target

of this process is to get the number of inserted submodules for both arms while keeping the condition of this method, as given in (38).

$$\left. \begin{aligned} N_{U,bypassed} = N - N_{L,bypassed} = N_{L,inserted} \\ N_{U,inserted} = N - N_{L,inserted} = N_{L,bypassed} \end{aligned} \right\} \longrightarrow \quad (38)$$

$$x_U = \frac{V_{C,U_arm}^{ref}}{V_{C,U_arm}} \times N \quad 0 < x_U \leq N \quad (39)$$

$$x_L = \frac{V_{C,L_arm}^{ref}}{V_{C,L_arm}} \times N \quad 0 < x_L \leq N. \quad (40)$$

This step is considered to be the starting point for arm energy approximation control PWM, as can be seen later. Figure 5 shows the number of inserted submodules for both the upper and lower arms as described in (39) and (40), in sinusoidal waveform.




Figure 5. Reference voltage and number of inserted submodules for both arms.

3.2 Flooring arms voltages references

Since the numbers of inserted or bypassed submodules for both arms are real, positive and integer numbers, flooring the sine waves of both the upper and lower arms must be done for this purpose. Floor value (a) requires choosing the value of (a) to the nearest integer in the direction of negative infinity, while ceiling value (a) involves choosing (a) to the nearest integer in the direction of positive infinity. For example, the floor value for 0.5 is 0, and the floor value for 1.99 is 1. Figure 6 shows both numbers of inserted submodules for both arms after flooring (the red signal is N before flooring, while the blue signal is N after flooring).

3.3 References arms voltages and carrier signals modulator

At the same time as the last step, the modulation process is conducted on the reference signals of both the upper and lower arms with the carrier signal that has a switching frequency for the switches, as can be seen in Figure 7. The modulator will modulate both signals to the waveform in Figure 8 for both the upper and lower arms, respectively, in a process that creates a signal to match an assigned reference, by averaging the number of inserted submodules between a floor and a ceiling number in every sampling period. This process determines the inserted submodules for both the upper and lower arms and

the exact instants of the switching actions. Figure 8 shows the inserted submodules for both the upper and lower arms at the same time. It is obvious that the number of inserted submodules in one arm is equal to the number of bypassed submodules ($N - N_{L,inserted}$) in the other arm, which balances the voltages between the upper and lower arms across the AC terminal. As described in the previous paragraphs, the MMC output and circulating currents are determined by the state of the submodules within the converter's arms. The voltage determining the converter's output current is derived by the variation of the submodules' voltages connected to the upper and lower arms.




Figure 6. Number of upper and lower submodules after flooring.




Figure 7. The reference signals for both the upper and lower arms across the carrier signal.

A sinusoidal waveform in the output can therefore be achieved by varying the number of submodules in the upper and lower arms in a sinusoidal manner. Since the voltage of each arm is not continuous but varies based on the switching of the submodules, the selection of the submodules and the PWM method applied to the converter affect its operation and output waveforms. The two arms that comprise the phase leg of the converter can be modulated either simultaneously or independent of each other. The number of submodules to insert or bypass was found by comparing the voltage reference with the carrier waves. The selection of submodules which is the next step can be done based on the capacitor voltage measurements delivered from the submodules. When the multi-valve current direction is known, one can predict whether the capacitor will charge or discharge when inserted. This infor-

mation is used to insert or bypass the submodules closest to the range limits, which keeps the capacitors' voltages balanced in this way. A positive current will charge the inserted capacitors, while a negative current will discharge the capacitors. This leads to the next step, which is called submodule selection.




Figure 8. Number of inserted submodules for upper and lower arms.

3.4 Submodules selection

To maintain the individual voltage of each submodule around its reference voltage takes an active balancing method. The voltage of each individual submodule together with the arm current needs to be measured and available in the voltage-balancing algorithm. The voltage-balancing algorithm selects the submodules in each of the arms of the converter based on the relative voltage values of all the arm submodules and direction of the arm current. Ascending or descending capacitor voltages are required to be used for balancing algorithm. The next submodule that switches in the arm is selected based on the direction of the current and the sorted voltages so that

If the arm current is positive ($i_{arm} > 0$) and the modulation process method requires the subtraction of one submodule in the arm, the balancing algorithm will select the submodule with the highest voltage that is connected to the arm to be bypassed and removed from the arm.

If the arm current is negative ($i_{arm} < 0$) and the modulation process method requires the addition of one submodule in the arm, the balancing algorithm will select the submodule with the highest voltage that is not connected to the arm to be inserted to the arm.

If the arm current is negative ($i_{arm} < 0$) and the modulation process method requires the subtraction of one submodule in the arm, the balancing algorithm will select the submodule with the lowest voltage that is connected to the arm to be bypassed and removed from the arm.

The capacitor voltage of the submodule will not change when the submodule is not connected to the arm of the converter; it will remain at the level it was before it was removed from the arm of converter. The voltage balancing algorithm uses the data coming from the modulation process, upper and lower arms currents, and upper and lower arms sorting voltages. Figure 3 shows the proposed PWM algorithm sorting both arms voltages. The main aim of the selection process is to maintain the voltages of the capacitors close to the reference values. This is accomplished during the whole cycle of the waveform and the capacitors' actual voltages drift from their reference value within this cycle due to the load current coming from upper and lower arms currents. Moreover, the algorithm considers the actual values for capacitor voltages coming from voltages measurements after sorting them in




Figure 9. Proposed PWM algorithm with sorting voltage for MMC.

When the arm current is positive ($i_{arm} > 0$) and the modulation process method requires the addition of one submodule in the arm, the balancing algorithm will select the submodule with the lowest voltage that is not connected to be inserted into the arm.

the selection of the submodules, but their relative voltage relates to the remaining submodules in the arm. In some cases, the submodule selected to be inserted into the arm of the converter according to the logic of the algorithm will further deviate from the reference voltage. The balancing of the submo-

dule is not an instantaneous process and balancing around the reference occurs over the fundamental period.

4. SIMULATION RESULTS

A number of simulations in MATLAB/Simulink have been verified through the operation of MMC under the proposed control. The results for the 481-level in the output voltage waveform have been considered for the N + 1 approach towards MMC using the proposed algorithm. The case of the N + 1 approach and a converter with 480 submodules per arm is considered to derive a waveform with an odd number of levels. Time simulations were conducted on an MMC model to evaluate the proposed algorithm. The ratings of the simulated converter are again given in Table III.

TABLE III
SIMULATION PARAMETERS FOR THE N+1 MODULATION

Parameters	N + 1 approach	Parameters	N + 1 approach
DC bus	2,200 KV	L_{arm}	0.485 H
R_{load}	130 Ω	Submodule voltage	5.5 KV
L_{load}	130 mH	R_{arm}	3 Ω
Module capacitance C	28.4 mF	Target capacitor voltage ripple	%5
Number of submodules per arm	480	Number of output levels	481
Load factor			0.95

The main idea is to prove that this proposed algorithm is quite efficient, even though it is not based on any internal state measurements. Figures 10 to 13 show the simulation results for the proposed algorithm. In Figure 10, the output voltage and current is purely sinusoidal.




Figure 10. AC output phase voltage and current for MMC at the 481 level by using the proposed control.

However, the arm currents, which are shown in Figure 11, seem to contain very small second harmonic components.




Figure 11. Upper and lower arms' currents for MMC at the 481 level by using the proposed control.

Figure 12 shows the intermediate capacitors' voltages for the both upper and lower arms. The target ripple for each capacitor voltage (5.4%) had almost been achieved, at less than 6.2%. In addition, the circulating current I_{cir} , periodic with 10 ms cycle, had a small amplitude of about 60 A from peak to peak, with ripple less than 7.2%, as shown in Figure 13.




Figure 12. Upper and lower arms' intermediate capacitor voltages for MMC at the 481 level by using the proposed control.




Figure 13. Circulating current for MMC at the 481 level using the proposed control.

The FFT analysis for the arm currents and the output voltage of one phase leg were recorded. The arms' current THD factor reached 1.47%. The output voltage THD factor reached 0.63%. Finally, the output current THD factor reached 0.11%. All of the above indicate that the agreement between the use of the proposed algorithm for MMC and the required THD at the AC side to avoid using filters is rather satisfactory.

5. EXPERIMENTAL RESULTS

The proposed control for MMC was also verified on a phase-

leg experimental prototype with two submodules per arm. The specifications of the laboratory prototype are given in Table IV. The modulation and voltage sorting and balancing algorithms were implemented using the DSP F2812 board. The final form of a prototype MMC board is equipped with eight switches on a heat sink, as depicted. Each submodule needs a blocking ability of about 200 to 275 volts. The proposed control for MMC was tested first, as a final MMC control validation approach. The results, given below, correspond to a single-phase operation with 4 kHz switching frequency. Figure 14 shows the output voltage of the 3-level modulation concept and output phase current. The voltage inside each level varies, since the capacitor voltages are not constant.

TABLE IV

MMC laboratory prototype specifications

Parameters	Values
DC voltage	500 V
R_{load}	20 Ω
L_{load}	2.2 mH
Submodules capacitance	2.2 mF
Arm inductance	3.5 mH
Arm resistance	0.1 Ohm
Number of submodules per arm	2
Submodules voltage	250 V
Number of output level	3
Reference frequency	50Hz
Carrier frequency	3KHz




Figure 14. Experimental results: Three-level phase-voltage and load current.

Figure 15 shows the results of upper and lower arms' currents (first and second from top to bottom), as described in (5) (which is given at the bottom of Figure 15 1-2), giving the output current (fourth, from top to bottom) and the measured output current waveform (third, from top to bottom). The upper arm current generates the positive half cycle for the AC output current, and the lower arm current generates its negative half cycle.




Figure 15. Experimental results, from top to bottom: Upper arm current, lower arm current, measured output current and calculated output current of MMC.

Figure 16 shows the results of the upper (at top) and lower (at bottom) arms' voltages, as described in (9), giving the output voltage (middle). Unlike the output current waveform, the upper arm voltage generates the negative half cycle for AC output voltage, while the lower arm voltage generates its negative half cycle.




Figure 16. Experimental results: Upper arm voltage (top), lower arm voltage (bottom) and output voltage (middle) of the MMC

The waveform circulating current, I_{cir} , of a 10 ms period, shown in Figure 17, is as expected.




Figure 17. Experimental results: Circulating current through the circuit of the MMC

6. CONCLUSION

In this paper, the closed-loop, needless PID controller based on the difference between the measured voltage and calculated voltage of each arm of the MMC was derived and presented, describing the main idea of MMC acting in a single phase. A new control for MMC is introduced with this closed-loop, needless PID controller, for use with a wide range of number of submodules that can be used for high and extra-rate power applications. Insertion indices equations were generated that utilized the difference between the measured and calculated voltages of each arm of the MMC, which were considered the starting point for the proposed control, for which the number of submodules per arm (N) was derived. The modulation process was also explained in detail, in order to show that this method can be used with a wide range of submodules to achieve a large number of levels for the output voltage that reduce the THD. The proposed PWM control comes to fulfill the requirements of UHVDC bus voltage in this paper with many contributions. Since there will be demand for UHVDC in the next years (2200 KV and more) The paper proposes MMC topology with more submodules per arm to achieve large scale of output voltage levels based on simple algorithm control. Also, Since the number of submodules is hundreds in UHVDC, sinusoidal AC voltage waveforms will be achieved and THD will be limited to less than one to avoid using AC filters. The proposed method works with low switching frequency for UHVDC systems, which will decrease converter losses. Moreover, for MMC itself the proposed method offers simple numerical algorithm for MMC topology that can be used with large or small number of submodules per arm either experimentally or by simulation. Selection process for inserting or bypassing submodules guarantees capacitors voltages around the reference voltage (V_{dc}/N) with voltage ripple less than 7% even for large number of submodules per arm. More converter stability can be achieved by equal sharing of currents from both arms to the load. Overall, the proposed PWM allows MMC to be used with large scale of power transmission either HVDC systems or large scale of solar energy and also can be used for large motors control. The theoretical analysis was verified through extended simulation results at the 481 submodule-level, as well as experimentally on a laboratory prototype phase-leg of the MMC with four submodules, based on arm energy approximation control.

REFERENCES

- [1] A. Lesnicar, R. C. Marquadt, "A new modular voltage source inverter topology," Institute of Power Electronics and Control, Universität der Bundeswehr München, Werner-Heisenberg-Weg 39, 85577 München, Germany, 2004.
- [2] A. Das, H. Nademi and L. Norum, "A Method for Charging and Discharging Capacitors in Modular Multilevel Converter," IECON 2011 - 37th Annual Conference on IEEE Industrial Electronics Society, vol. 22, no. 5, pp. 1534-1545, Oct. 2010.
- [3] H. Mohammadi and M. Tavakoli Bina, "A Transformerless Medium-Voltage STATCOM Topology Based on Extended Modular Multilevel Converters," IEEE Transaction on Power Electronics, ISSN 1553-572x, pp. 1058-1062, Nov. 2011.
- [4] H. Fehr, A. Gensior and M. Muller, "Analysis and Trajectory Tracking Control of a Modular Multilevel Converter," IEEE Transaction on Power Electronics, vol. 30, no. 1, pp. 398-407, Jan. 2014.
- [5] M. Zygmanski, B. Grzesik, Marek Fulczyk and Radosław Nalepa, "Analytical and Numerical Power Loss Analysis in Modular Multilevel Converter," Ind. Electron. Society, IECON 2013 - 39th Annual Conference of the IEEE., ISSN 1553-572x, pp. 465-470, Nov. 2013.
- [6] M. Glinka, "Prototype of multiphase modular-multilevel-converter with 2MWpower rating and 17-level-output-voltage," in Power Electronics. Specialist Conf., PESC, pp. 2572-2576, 2004.
- [7] H. Akagi, "Classification, terminology and application of the modular multilevel cascade converter (MMCC)," IEEE Transaction on Power Electronics., vol. 26, no. 11, pp. 3119-3130, 2011.
- [8] S. Deore, P. Darji and A. Kulkarni, "Switching function analysis of half- and full-bridge modular multi-level converters for HVDC applications," Generation, Transmission & Distribution, IET, vol. 7, no. 11, pp. 1344-1365, Nov. 2013.
- [9] C. Wang, Q. Hao and B. Ooi, "Reduction of low-frequency harmonics in modular multilevel converters (MMCs) by harmonic function analysis," Generation, Transmission & Distribution, IET, vol. 8, no. 2, pp. 328-338, Feb. 2014.
- [10] E. Abildgaard and M. Molinas, "Modelling and Control of the Modular Multilevel Converter (MMC)," Technoport 2012 - Sharing Possibilities and 2nd Renewable Energy Research Conference (RERC2012), vol. 20, pp. 227-236, 2012.
- [11] X. Lia, Q. Songa, W. Liua, Q. Lia, H. Raob and S. Xu, "Zero-sequence voltage injection control scheme of modular multilevel converter supplying passive networks under unbalancedload conditions," Electric. Power System Research., Nov. 2011.
- [12] L. Harnefors, A. Antonopoulos, S. Norrga, L. Ångquist, and H. Nee, "Dynamic Analysis of Modular Multilevel Converters," IEEE Transactions on Industrial Electronics, vol. 60, no. 7, pp. 2526-2537, Jul. 2013.

- [13] G. Konstantinou and V. Agelidis, "Performance evaluation of half-bridge cascaded multilevel converters operated with multicarrier sinusoidal PWM techniques," 4th IEEE Conf. on Industrial Electronics and Applications, pp. 3399-3404, May 2009.
- [14] D. Siemaszko, "Fast Sorting Method for Balancing Capacitor Voltages in Modular Multilevel Converters," IEEE Transaction on Power Electronics, vol. 30, no. 1, pp. 463-470, Mar. 2014.
- [15] M. Saeedifard and R. Irvani, "Dynamic performance of a modular multilevel back-to-back HVDC system," IEEE Transaction on Power Delivery, vol. 25, no. 4, pp. 2903-2912, 2010.
- [16] J. Pou, S. Ceballos, G. Konstantinou, V. Agelidis, R. Picas, and J. Zaragoza, "Circulating Current Injection Methods Based on Instantaneous Information for the Modular Multilevel Converter," IEEE Transaction on Industrial Electronics vol. pp 1-11, no. 99, pp. 1, Jul. 2014.
- [17] A. Antonopoulos, L. Ångquist, L. Harnefors, K. Ilves and H. Nee, "Stability analysis of modular multilevel converters with open-loop control," Industrial Electronics Society, IECON 2013 - 39th Annual Conference of the IEEE, pp. 6316-6321, Nov. 2013.
- [18] B. Baroni, M. Mendes, P. Cortizo, A. Lisboa and R. Saldanha, "Application of modular multilevel converter for HVDC transmission with selective harmonics," Industrial Electronics Society, IECON 2013 - 39th Annual Conference of the IEEE, pp. 6195-6200, Nov. 2013.
- [19] H. Bärnklaue, A. Gensior and J. Rudolph, "A Model-Based Control Scheme for Modular Multilevel Converters," IEEE Transactions on Industrial Electronics, vol. 60, no. 12, Dec. 2013.
- [20] K. Ilves, A. Antonopoulos, S. Norrga and H. Nee, "Steady-State Analysis of Interaction Between Harmonic Components of Arm and Line Quantities of Modular Multilevel Converters," IEEE Transaction on Power Electronics vol. 27, no. 1, pp. 57-68, Jun. 2012.
- [21] S. Rohner, S. Bernet, M. Hiller and R. Sommer, "Modulation, losses and semiconductor requirements of modular multilevel converters," IEEE Transactions on Industrial Electronics, vol. 57, no. 8, pp. 2633-2642, Jul. 2010.
- [22] M. Guan, and Z. Xu, "Modeling and Control of a Modular Multilevel Converter-Based HVDC System Under Unbalanced Grid Conditions," IEEE Transaction on Power Electronics vol. 27, no. 12, pp. 4858-4867, Dec. 2012.
- [23] A. Antonopoulos, L. Ångquist and H. Nee, "On dynamics and voltage control of the modular multilevel converter," Power Electronics and Applications, 2009. EPE '09. 13th European Conference on, pp. 1-10, Sep. 2009.
- [24] G. Konstantinou, M. Ciobotaru and V. Agelidis, "Operation of a modular multilevel converter with selective harmonic elimination PWM," Power Electronics and ECCE Asia (ICPE & ECCE), 2011 IEEE 8th International Conference on, pp. 999-1004, Jun. 2011.
- [25] K. Ilves, A. Antonopoulos, S. Norrga and H. Nee, "A new modulation method for the modular multilevel converter allowing fundamental switching frequency," IEEE Transactions on Power Electronics, vol. 27, no. 8, pp. 3482-3494, Jan. 2012.
- [26] A. Antonopoulos, K. Ilves, L. Ångquist, H. Nee, "On interaction between internal converter dynamics and current control of high-performance high-power AC motor drives with modular multilevel converters" Energy Conversion Congress and Exposition (ECCE), pp. 4293-4298, Sep. 2010.
- [27] G. Konstantinou, M. Ciobotaru and V. Agelidis, "Analysis of multi-carrier PWM Methods for back-to-back HVDC systems based on modular multilevel converters," IECON 2011 - 37th Annual Conference on IEEE Industrial Electronics Society, pp. 4238-4243, Nov. 2011.
- [28] N. Ahmed, A. Haider, D. Hertem, L. Zhang and H. Nee, "Prospects and challenges of future HVDC super-grids with modular multilevel converters," Power Electronics and Applications (EPE 2011), Proceedings of the 2011-14th European Conference on, pp. 1-10, Sep. 2011.
- [29] X. Yang, C. Zhao, J. Hu, J. Wang, and L. Yang, "Key technologies of three-terminal DC transmission system based on modular multilevel converter," Electric Utility Deregulation and Restructuring and Power Technologies (DRPT), 2011 4th International Conference on, pp. 499-503, Jul. 2011.
- [30] Q. Tu and Z. Xu, "Power losses evaluation for modular multilevel converter with junction temperature feedback," Power and Energy Society General Meeting, 2011 IEEE, pp. 1-7, Jul. 2011.
- [31] T. Modeer, H. Nee and S. Norrga, "Loss comparison of different sub-module implementations for modular multilevel converters in HVDC applications," Power Electronics and Applications (EPE 2011), Proceedings of the 2011-14th European Conference, pp. 1-10, Sep. 2011.
- [32] Q. Tu and Z. Xu, "Impact of sampling frequency on harmonic distortion for modular multilevel converter," IEEE Transaction on Power Delivery, vol. 26, no. 1, pp. 298-306, 2011.
- [33] Z. Li, Y. Li, P. Wang, H. Zhu, Z. Chu and S. Wang, "Improving the performance of modular multilevel converter by reducing the dead time effect," Power Electronics and Applications (EPE 2011), Proceedings of the 2011-14th European Conference, pp. 1-10, Sep. 2011.
- [34] M. Tomasini, R. Feldman, J. Clare, P. Wheeler, D. Trainer and R. Whitehouse, "DC-Link voltage ripple minimization in a modular multilevel voltage source converter for HVDC power transmission," Power Electronics and Applications (EPE 2011), Proceedings of the 2011-14th European Conference, pp. 1-10, Sep. 2011.
- [35] S. Fan, K. Zhang, J. Xiong, and Y. Xue, "An Improved Control System for Modular Multilevel Converters with New Modulation Strategy and Voltage Balancing Control," IEEE Transaction on Power Electronics, vol. 30, no. 1, pp. 358-371, Jan. 2015.

- [36] Y. Zhang, G. Adam, T. Lim, S. Finney, and B. Williams, "Mathematical Analysis and Experiment Validation of Modular Multilevel Converters," *Journal of Power Electronics*, vol. 12, no. 1, pp. 33-39, 2012.
- [37] Y. Zhang, G. Adam, T. Lim, S. Finney, and B. Williams, "Parameter Design Principle of the Arm Inductor in Modular Multilevel Converter based HVDC," *Power System Technology (POWERCON), 2010 International Conference*, pp. 1-6, 2010.
- [38] M. Zygmanowski, B. Grzesik, and R. Nalepa, "Capacitance and Inductance Selection of the Modular Multilevel Converter," *Power Electronics and Applications (EPE), 2013 15th European Conference*, pp. 1-10, Sep. 2013.
- [39] D. Melvold and W. Long, "Back-to-Back HVDC System Performance with Different Smoothing Reactors," *IEEE Transaction on Power Delivery*, vol. 4, no. 1, pp. 208-215, Jan. 1989.
- [40] D. Melvold and H. Lips, "Effects of Operating Configurations of Multi-Terminal HVDC Systems on DC Filter Performance," *IEEE Transaction on Power Delivery*, vol. PWRD-2, no. 3, pp. 924-930, Jul. 1987.
- [41] H. Bawa, "ABB develops complete system solution for 1,100 kV HVDC power transmission." [Online]. Available: <http://www.abb.com/cawp/seitp202/3a8302e9925218a4c1257d3f00451b52.aspx>
- [42] State Grid: Corporation of China, "Technology Specifications for ± 1100 kV UHV DC Power Transmission Equipment Research Published." [Online]. Available: <http://www.sgcc.com.cn/ywlm/mediacenter/corporatene ws/05/247215.shtml>
- [43] Abd Almula G. M. Gebreel 'simulation and implementation of two level and three-level inverters by matlab and RT-lab', master thesis, ohio State university, 2011
- Abd Almula G. M. Gebreel, Longya Xu 'Numerical Analysis and Simulation Implementation for SVPWM Based on a New Region Segment Configuration Method', *International Journal of Scientific & Engineering Research*, Vol. 6, No. 3, PP 614-621, April 2015
- [44] Abd Almula G. M. Gebreel, Longya Xu 'Power Conversion for UHVDC to UHVAC Based on Using MMC with Large Scale of Output Voltage Level', *International Journal of Electrical and Electronics Research*, Vol. 4, No. 3, PP 125-139, April 2016
- [45] Abd Almula G. M. Gebreel, Longya Xu 'DC-AC Power Conversion Based on Using Modular Multilevel Converter With Arm Energy Approximation Control', *IEEE Power and Energy Technology Systems Journal*, Vol. 3, No. 2, PP 32-42, April 2016
- [46] Abd Almula G. M. Gebreel, Longya Xu 'Power quality and total harmonic distortion response for MMC with increasing arm inductance based on closed loop-needless PID controller', *Electric Power Systems Research*, Vol. 133, PP 281-291, April 2016
- [47] Abd Almula G. M. Gebreel 'POWER CONVERSION FOR UHVDC TO UHVAC BASED ON USING MODULAR MULTILEVEL CONVERTER', P.hD Dissertation, ohio State university, 2015
- [48] Abd Almula G. M. Gebreel 'Survey on Topologies, and Control Techniques for the Most commom Multilevel Inverters', *International Journal of Scientific & Engineering Research*, Vol. 6, No. 6, PP 345-353, June 2015
- [49]

Abd Almula Gebreel received the B.S. degree in electrical engineering from Omar Almukhtar University, Al-Byada, Libya, in 1998. He received the M.S. degree in



electrical engineering from The Ohio State University in 2011, Columbus, OH, USA. He is currently working toward the Ph.D. degree in electrical engineering at The Ohio State University, Columbus, OH, USA. His research interests include multilevel inverter, power electronics for large scale power systems, and PWM techniques for Modular Multilevel converter other type of multilevel inverter.

Currently, Gebreel is working as protection and control engineer for voltage levels from 12kV to 765kV.